Abstract: The motivation of this paper is to implement a fully fledged time-to-digital converter (TDC) in a field-programmable gate array from Xilinx Virtex 4 family with self-test and temperature ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback